Help!!! Compilation Successful but zero logic element used!!!

Quartus optimises your component away, most probably because it determined that an empty FPGA would do exactly the same thing that what you described. That is usually the case if the core you inserted doesn't drive any output pins, doesn't depend on any input pin and/or is kept in a constant state (kept in reset, for example, or with no clock input).