Altera_ForumHonored Contributor13 years agoheadache with 2 process state machine Hi everyone, below is the code from a state machine. It is a intended emulate one part of a system to test the other part, so all it is doing is sending rows and columns of data (and looking f...Show More
Altera_ForumHonored Contributor13 years agoThanks, looks like our postings crossed! but I did use same clock edge Thanks again
Recent Discussionsagilex7 ram back-annotationFIR IP configured for InterpolationSSLC Login Issue – "You need to enroll" loop after OTP verificationA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generatoraltera scfifo ip with power-up initial value