Getting platform designer to find `include files

Question

How do you get platform designer to generate the proper tcl files so that when a verilog file has an include statement the file is found for both synthesis and simulation? This question has been asked before (see below link), but never answered.

https://forums.intel.com/s/question/0D50P00003yyOg6SAE/getting-qsys-to-find-h-and-vh-files?language=en_US

kennyt_altera · Answer

​In the platform designer, you can add those filehttps://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-platform-designer.pdfpage 566Set to the correct output_files where you want to store it. Then the path of this include have to be same for your output_files so that quartus able to synthesis it.

Forum Discussion

Getting platform designer to find `include files

1 Reply

Recent Discussions

The quartus license works with version 25.0 but not with version 17.0

Docker image for Quartus Pro 26.1 missing ?

Quartus did not start

Timing analysis - long combinational path

timing violation fix