Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Generic component inside generic component

Hello.I am designing a vhdl code that has a generic size setting a bunch of operations.I cannot synthetize it with quartus (Error (10346): VHDL error at mac.vhd(7): formal port or parameter "width" m...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

No, the error was because the component MAC get its value from another entity, a top-level one.

--- Quote End ---

Ok, you didn't put the generic map on the component when you instantiated it.

It sounds like you've got things sorted out now.

Note that if you have a generic (or a port) that would normally take on a specific value, then in your component definition, you can supply a value, and then that value will be used if you do not list that generic (or port) in the generic map.

Cheers,

Dave