Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Generic component inside generic component

Hello.I am designing a vhdl code that has a generic size setting a bunch of operations.I cannot synthetize it with quartus (Error (10346): VHDL error at mac.vhd(7): formal port or parameter "width" m...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

Value of width is provided by another entity.

--- Quote End ---

Right, but the error was because the component MAC did not have a value set.

--- Quote Start ---

I didn't knew i have to set the top level entity.

--- Quote End ---

Ah, I see, you accidentally had MAC as the top-level component.

I have got into the habit of putting default values in the entity/architecture file so that I can run a synthesis check, and then deleting them on the component definition in a package, so that I don't forget to put the generics on the component when I instantiate it.

Cheers,

Dave