Altera_Forum
Honored Contributor
11 years agogenerated file name vhdl
Hello guys,
I have this issue. I have in the process declarations 2 varaibles of type FILE : MODULE(A) PROCESS(clk) FILE ei : text IS OUT "ei.txt"; FILE ej : text IS OUT "ej.txt"; begin --- This module is generated in the top level entity several times. Each module has its own ID. Do you know how to generate a different file name for each module?(something like for the first module ei_1.txt ej_2.txt) Thanks