Altera_Forum
Honored Contributor
11 years agogenerated file name vhdl
Hello guys, I have this issue. I have in the process declarations 2 varaibles of type FILE : MODULE(A) PROCESS(clk) FILE ei : text IS OUT "ei.txt"; FILE ej : text IS OUT "ej.txt"; ...