Generated clock constraint - not a pll or mux clock

I need to double the frequency of a clock, but the source is not a clock pin, so I am unable to use a PLL. I opted to use a shift-register and exclusive-OR gate, instead. Should the high-speed cloc...