Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Gatel level sim not same as RTL

Hi, I'm having some issues with my gate level sim not matching my RTL. I need a gate level sim to gather some toggle rates for power estimation. The gate level netlist (.vho) is generated fro...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

Just check synthesis report and warning messages. but nothing sticks out since the part of the removed or stuck to GND and VCC is expected.

I'll keep looking, but thanks for the suggestion.

--- Quote End ---

Hi Petelu,

do you have a problem with "x" in your gatelevel simulation? Maybe you can try a longer reset sequence, in order to get rid of all the "x". Look carefully how the synthesis tool has the reset implemented. Are all registers connected to the reset signal ?

Kind regards

Gerd