gated and muxed clocks with classic timing analyzer

True. I seem to remember applying a clock constraint to a register, and then apply Not a Clock to it to get it to work. (No guarantees). You could probably just cut timing from inv_clk_en. The net affect is you want the output to be analyzed with the main clock domain frequency(setup of the clock period, hold requirement of 0ns) whether its inverted or not.