Gate level simulation problem in Modelsim while using Verilog output for Cyclone

I am using Cyclone IV E, ModelSim 6.6d and Quartus 11.0. I am using Verilog output format for the netlist writer. Modelsim opens correctly for RTL simulation but for gate level simulation there ...