Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Gate level Simulation passes but design fails on target borad

Hello, I am implementing a filter (2nd order) in Quartus Stratix II device running at 500KHz. I simulated the design using ModelSim. My Target hardware consists of stratix II device. Input...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

thanks. True.

I am implementing a second order filter.

I have 2 input freq, 2 betas which decide the my coefficients (b1,b2,b3,a2,a3) for the filter.

This means that we can based on the frequencies and the betas, i should be able to attenuate the desired frequency. This happens and works till gate level simulation but fails on board. I have means to provide input and observe the output also.

Please suggest.