Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

gate lev sim not working as expected

hello everybody im quite new in developing for FPGA. I have started wih DE0-nano board. im learning just programming an easy FSM that performs elementary operations. i have followed the tut...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

--- Quote Start ---

without the code, we cant really tell what the problem is. Is the design fully syncrhonous?

--- Quote End ---

can i post the code here?

the project is simple FSM with asyncrohous input and one clock to trigger all the transiction inside