Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

FSM: a state gets latched

Hi, i am running a state machine. Simulation shows everything is OK. Real life implementation is showing otherwise. I keep track of the states using on board LEDS showing the current FSM st...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

You can tell Quartus to build safe state machines. Go into Assignments -> Settings -> Compiler Settings -> Advanced Settings (Synthesis) and set "Safe State Machine" to On. This should prevent the state machine from staying stuck in an illegal state. This could be a useful experiment but obviously you need to understand why you're getting into the illegal state to begin with.

Good luck.