Altera_Forum
Honored Contributor
11 years agoFPGA setup / hold times
In order to constrain I/O timing I need the setup and hold times of the device I am interfacing with. Usually that can be found in the data sheet of that chip. But what if I am interfacing wi...