Forum Discussion

KBill3's avatar
KBill3
Icon for New Contributor rankNew Contributor
7 years ago

FPGA calculation time vs modelsim simulation time

Hallo everyone, if i have a function that calculate for example the square root of an integer. This function is simulated by using Modelsim, and the time required to receive the output result is app...
RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
7 years ago

Assuming that you are using the timing simulation, then yes. In timing simulation, the logical functionality of the design is tested in the presence of delays. Any change in logic state of a wire will take as much time as it would on a real device.