finding process operating on falling edge

Hi, in one design I am working on Quartus assumes transitions between rising and falling edges of one PLL clock, making life harder timing-wise. To my understanding, the reason why he woul...