Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorFIFO Outputs all HiZ in RTL Simulation
Hi All, I am still a beginner to FPGAs, but I think I'm making good progress. I am able to simulate my own Verilog code in ModelSim-Altera and everything looks correct. However, when I tr...
Altera_ForumHonored Contributor
Honored ContributorWhat did you put in the testbench? It looks like there is nothing more than a clock and a reset stuck at 1
