Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorFIFO Outputs all HiZ in RTL Simulation
Hi All, I am still a beginner to FPGAs, but I think I'm making good progress. I am able to simulate my own Verilog code in ModelSim-Altera and everything looks correct. However, when I tr...
Altera_ForumHonored Contributor
Honored ContributorFrom the attached waveform, it seems you have tied the FIFO reset signal to one. I think its reset signal is active-high; If so, drive it with '1', and after a few clock cycles drive it with '0'.
More over, issue some write request signals, so that something would be written into it.
