Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Failed to route the following signal

Hi all, When I performed a full compilation on my vhdl project, I have the following errors: 1- failed to route the following signal 2- cant fit design in device Please help me ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Im running on AMD Athlon 64x2 Dual core processor 5600+ 2.8GHz. Though it maybe a fast machine, i do think a day long is really way too long. Im thinking perhaps the synthesizer is trying to perform reduction like you mentioned. How can I avoid it from doing so?

and I still havent solve the "failed to route the signals" problem