Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

extracting FPGA context

Hello, I have a problem in my project, I try to extract a context from a FPGA in order to start the simulation with it. More precisely, I'm able to save the RAM data into a file and initia...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

You can directly extract the state of all the FPGA registers. If you used the correct setting, you can read the embedded RAM blocks from the memory contents editor, but for all the regular signals, you can only read them if you included them as signaltap probes.