Forum Discussion

New Contributor

6 years ago

External Memory Interfaces Intel Cyclone 10 FPGA IP: MMR interface trouble

I checked "Enable Memory-Mapped Configuration and Status Register (MMR) Interface" in tab "Controller\Configuration, Status and Error Handling" for External Memory Interfaces Intel Cyclone 10 FPGA IP...

NurAida_A_Intel

Frequent Contributor

6 years ago

Hi Konst_777,

You can try to optimize the timing by change Quartus assignment -> setting -> compiler setting and select one of the performance option under Optimization mode then recompile design again. (refer to page 201 of the EMIF handbook for more details on how to optimize timing)

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-20116.pdf

Hope this helps

Regards,

NAli1

Forum Discussion

External Memory Interfaces Intel Cyclone 10 FPGA IP: MMR interface trouble

Recent Discussions

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register