Forum Discussion
Altera_Forum
Honored Contributor
14 years agoThank you for the reply.
As I look at the code I am guessing this writes inputs and outputs to a test file. I'm going to have to sit down with this one. Is there a way to create this sort of output in Modelsim and leave the VHDL code alone? Thanks again Bill