TYilm2New Contributor7 years agoExporting and importing design partition Hello, Please tell me what am i doing wrong? I have project. I would like to mek an IP of it or something that my students can not see the contents (VHDL code). VHDL code I do not want to provide. H...Show More
KhaiChein_Y_IntelRegular Contributor7 years agoCan you provide a small test case and steps for me to reproduce the error?
Recent DiscussionsTiming analysis - long combinational pathRegarding the issue of UFM not startingReset Release IP for Agilex needs Stratix 10 device files installed!Request for Quartus encryption licenseaccess to ampcrypt6 and amplic6 tools