Forum Discussion
TYilm2
New Contributor
7 years agoExporting and importing design partition
Hello, Please tell me what am i doing wrong? I have project. I would like to mek an IP of it or something that my students can not see the contents (VHDL code). VHDL code I do not want to provide. H...
KhaiChein_Y_Intel
Regular Contributor
7 years agoYou may remove the conflicting location assignments or recompile the specified partitions by setting the Netlist Type of Post-Synthesis for the specified partitions.