Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Errors or Warnings when using EPCS controller in hierarchical design

I have a hierarchical design with an EPCS controller instantiated in the bottom level. I am using a Cyclone IV with a 256 pin FPGA (EP4CE15F17). In the EPCS controller there is a Conduit Endpo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I did the following to compile it rite and the whole thing worked fine.. thanks to all who gave ur valuable help.

1. Make all dual purpose pins as User I/Os in Device settings.

2. Assignments > Device > Device and Pin Option > Configuration > Disable the "Enable input tri-state on active configuration pins in user mode"

thanks once again !!