Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Errors or Warnings when using EPCS controller in hierarchical design

I have a hierarchical design with an EPCS controller instantiated in the bottom level. I am using a Cyclone IV with a 256 pin FPGA (EP4CE15F17). In the EPCS controller there is a Conduit Endpo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

Yes. IIRC with the old Cyclones those pins were hidden, but since the Cyclone III (at least) the FPGA programming pins can either be disabled after configuration, or used as regular I/O.

So if you want to access the EPCS from your application, you need to declare those pins as regular I/O after configuration, and connect them to the EPCS controller in SOPC builder/QSys.

--- Quote End ---

Thank you.