Forum Discussion
Altera_Forum
Honored Contributor
17 years agoI set all the IO's to "Use as regular I/O" option. It did not solve the problem.
Infact the signals are "ddr_dqs_to_and_from_the_ddr_sdram_0[0]" not there in the top module. Please let me know if you want me to try anything else. Thanks.