error while generating hdl in platform designer.

When you created your component in Component Editor, on the Files tab, did you put files in the Verilog simulation section? It can be the same files as in the synthesis section (there's even a button to copy them over), but if you want to simulate your custom component through a testbench system, you need to indicate which design files to use for simulation separate from synthesis.