Forum Discussion
Altera_Forum
Honored Contributor
11 years agoBtw, your VHDL is syntaxtically wrong as you have not included an others choice in the case statement.
Btw, your VHDL is syntaxtically wrong as you have not included an others choice in the case statement.