Forum Discussion

GPlet's avatar
GPlet
Icon for New Contributor rankNew Contributor
7 years ago

Error Messages from Modelsim Starter Edition : # ** Error: ERROR: .\RTL_simulation\adapted\result.vcd(2440): illegal value

The error is related to a real value in the VCD file :

line 2440 : r2.1e-09 signal1

Older Versions did not show this error.

6 Replies

  • GPlet's avatar
    GPlet
    Icon for New Contributor rankNew Contributor

    Hi,

    thanks for your answer.

    The VCD file comes from a SystemC Simulation. I would like to see this file together with a VCD file from a modelsim Simulation. BTW: The error message Comes from the vcd -> wlf conversion. Have a look to the attached VCD file.

    Best regards

    GPle​

  • Hi,

    Thanks for sharing the VCD file.

    Looking at your .vcd file

    line 14 $var real 1 aaaal VIO $end It seems like bit width is set to 1.

    $var type bitwidth id name

    Try to increase the bit width to fix the issue.

    Thanks,

    Arslan

  • GPlet's avatar
    GPlet
    Icon for New Contributor rankNew Contributor

    Hi MUsman,

    thanks for your reply ...

    Unfortunately the SystemC VCD writer is writing the file in this way. Older Version of Modelsim did not have this Problem.

    Best regards

    GPK​

  • Hi,

    Per my understanding it is a problem from VCD writer side not Modelsim Intel side.

    Thanks,

    Arslan

  • GPlet's avatar
    GPlet
    Icon for New Contributor rankNew Contributor

    Hi Arslan,

    I found a solution for may Problem.

    $var real 1 aaaal test $end

    When I delete the ​width defintion of the real variable it works fine. Question is why ?

    Best regards

    GPK