Altera_ForumHonored Contributor15 years agoError generating ATLPLL for Cyclone III Hi, I tried to to generate code for PLL with Megawizard plugin manager. I used multiply factor as 114 and division factor as 7. My input clock frequency is 16 MHz. When I compile the design, I ...Show More
Altera_ForumHonored Contributor15 years agoCan I calculate by hand given Multiply, divide factors and input clock?
Recent Discussionstiming violation fixIssues with downloadingQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap featuresError (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10