Forum Discussion
Altera_Forum
Honored Contributor
15 years agoAfter some research, and as stated previously, it seems that this is an error one gets when they exceed the macrocell count of a device.
Is there any resource out there that map logic structure to macrocell cost? Or how does one design against this? Are we to simply design and see what the fitter comes up with? Thanks, Moe