Altera_ForumHonored Contributor17 years ago"Error: Cannot hold value outside clock edge" ? Hello, I am trying to compile a VHDL code written by another person. I am getting this error for a number of signals. --- Quote Start --- Error (10818): Can't infer register fo...Show More
Altera_ForumHonored Contributor17 years ago --- Quote Start --- QIS is smart enough to... --- Quote End --- For those who don't know the acronym, "QIS" is "Quartus II integrated synthesis".
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerTiming analysis - long combinational pathAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGQuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer