"Error: Cannot hold value outside clock edge" ?

You should check all assignments to the signals marked in the error message. You'll usually find constructs that aren't synthesizable VHDL code, e. g. an asynchronus assignment acting in parallel to a clock synchronous assignment within the same process.