Error (12061): Can't synthesize current design -- Top partition does not contain any logic

Hello, I am fairly new to Verilog HDL and I started with trying to print out a simple "hello world". But when i tried to synthesize my code, the error " Top partition does not contain ant logic" pops...