Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Error 10500 near text ¨´¨; epecting ¨;

Hello all, I need help, I can see any reasons why I am getting en error: Error (10500): VHDL syntax error at Adder.vhd(49) near text ¨´¨; expecting ¨;¨ The error points to line: out...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

use ' not ´

another note:

use ieee.std_logic_arith.all;

use ieee.numeric_std.all;

These two libraries have conflicts. You should only use numeric_std (because std_logic_arith is not standard VHDL).