Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Error 10170 Verilog HDL Syntax Error

Hello all,

I'm continuing to get this error while trying the SOPC Tutorial. I'm using Quartus II 9.0 SP2. I'm lost on figuring it out.

Error (10170): Verilog HDL syntax error at nios_system_inst.v(2) near text "("; expecting ";", or ","

Here is the SOPC auto generated code:

//Example instantiation for system 'nios_system'

nios_system nios_system_inst

(

.clk_0 (clk_0),

.in_port_to_the_Switches (in_port_to_the_Switches),

.out_port_from_the_LEDs (out_port_from_the_LEDs),

.reset_n (reset_n)

);

Can anyone assist please, because I am stumped.

Thanks in advance,

-Jorden

6 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    Try this way: 

    nios_system nios_system_inst 
    (
      .clk_0                   (clk_0),
      .in_port_to_the_Switches (in_port_to_the_Switches),
      .out_port_from_the_LEDs  (out_port_from_the_LEDs),
      .reset_n                 (reset_n);
    );
    (semicolon after .reset_n(reset_n) line)
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    --- Quote Start ---

    Try this way: 

    nios_system nios_system_inst 
    (
      .clk_0                   (clk_0),
      .in_port_to_the_Switches (in_port_to_the_Switches),
      .out_port_from_the_LEDs  (out_port_from_the_LEDs),
      .reset_n                 (reset_n);
    );
    (semicolon after .reset_n(reset_n) line)

    --- Quote End ---

    Thanks for the reply. I gave it a try, but I still got the same error.

    -Jorden
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    Regarding error 10028, search this forum. The solution is non trivial.

    Regarding the other error, my guess is that the error is somewhere before the lines you pasted.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    --- Quote Start ---

    Regarding the other error, my guess is that the error is somewhere before the lines you pasted.

    --- Quote End ---

    Amilcar, thanks for the reply. My original post was the entire contents of the file. It was auto-generated by SOPC builder.

    -Jorden
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    I got the same error, what I am thinking about is the reset_n , if I connect Vcc the error will now show up but the resetting failed while I am trying to do flash programmer ,

    what do you input to the reset_n of the nios_system in the toplevel file?

    Thanks
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    the OP was trying to synthesize an _inst.v file. doesn't the instantiation have to go in a module? (i'm not a Verilog guy)