Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Error 10170 Verilog HDL Syntax Error

Hello all, I'm continuing to get this error while trying the SOPC Tutorial. I'm using Quartus II 9.0 SP2. I'm lost on figuring it out. Error (10170): Verilog HDL syntax error at nios_sys...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

the OP was trying to synthesize an _inst.v file. doesn't the instantiation have to go in a module? (i'm not a Verilog guy)