Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Error : Powerplay Power Analyzer

I am trying to estimate the power for my design using Power Play Power Analyzer, for that purpose I am using vcd files as input to the power tool to estimate the toggle rate.

My error occured in the middle of the power estimation process and the error details are :

Internal Error: Sub-system: PUTIL_EXTERNAL, File: /quartus/power/putil/putil_library.cpp, Line: 418

(percent >= 0) && (percent <= 100)

Stack Trace:

0x2637 : putil_lib_update_progress_bar + 0x77 (POWER_PUTIL_EXTERNAL)

End-trace

Quartus II Version 8.0 Build 231 07/10/2008 SJ Full Version

Service Pack Installed: 1

I dunno whats the cause of the error but I am assuming that since I am using large vcd file as the input (20GB) quartus is unable to parse the file.

Any help would be much appreciated

22 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    I'm doing similar power estimates using Altera Power Analyzer. However I'm actually using a stand alone ModelSim to gather my VCD statistics. Are you using ModelSim or other tools through Altera simulation link? Also how did you add your list of signals to be collected? Maybe your list is too big and contain unless data.

    Hope that helps.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    Thanks for the reply..

    I am using Modelsim to generate the vcd file.

    For simulation purpose and to get power estimation confidence high I am using the vo (functional simulation) file of my design instead of rtl simulation, since I want to capture all the signals for my design and get good estimation of power. I also want all the toggle rate for the design to be estimated from the input file provided by me and not use any default toggle rates
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    Also I added all the signals in my design to be calculate the toggle rate by using the following command in Modelsim

    vcd add -r /top/DUT/*
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    In that case, try simulating for a shorter period of time, try it with a small amount data first. That way you can see if the file is just too big. I was able to feed in a file of size up to 5 GB.

    Good luck and please post how it turns out for you.

    By the way, I use the same command vcd add -r /top/dut/* during my simulation but didn't get a High confidence level. I'm still trying to figuring out why, but I do see that toggle and static rate from my simulation file is at about 60%.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    I think if you use the vo file generated by Quartus for your simulation and not use the rtl (v/vhd) file and then generate the vcd file you might get the High confidence metric.

    I have tried doing the same for smaller designs and it had worked for me.

    I am attaching the comparison between the two designs , one using the rtl simulation and one using the gate level simulation (vo file)
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    Thanks, i'm using the VHDL version (.vho) so I'm assuming it should be the same as (.vo).. but I guess I can give that (.vo) a try.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    it shouldn't matter between vo and vho. i would be interested to see differences between RTL and gate level simulations.

    i do not use Powerplay but i imagine the confidence results are going to be similar to a coverage report from a simulator like ModelSim. this measures how well the test bench excersises the design.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    Between ,I have done the power estimation for the design with the huge vcd file and it worked fine .I guess I just needed to recompile the whole design and it worked.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    Hi Mehalchopa, when you run your gate level sim, did you annotate any timing infomation by that I mean, did you use the .sdo file during your sim.

    While gathering vcd data, I having issues with gate level sim not matching RTL level.

    thanks.

    -pete