Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

emulated lvds

what is the difference between emulated lvds and true lvds? from DE3 user manual "On bank 2 and 3, the I/O pins used in differential transmitter channels support emulated LVDS via a terminat...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Termination schemes are discussed in Stratix III manual figure 7–25. stratix iii lvds i/o standard termination. The emulated LVDS output technique require either one (LVDS_E_1R, up to 200 MBPS) or three (LVDS_E_3R) external resistors. Furthermore, the Stratix III pinout-files have a column showing possible emulated LVDS output assignment.

Please notice that what Terasic designates banks at HSTC connectors hasn't to do with FPGA IO-Banks.