Embedded constraints

Hello. Using altera_attribute I am trying to place constraints in Verilog source. The exact line is:

(* altera_attribute = "-name SDC_STATEMENT \"create_clock -name clk143 -period 7.0 \"" *)

No luck, after compilation the clock is set to default 1000MHz. What could be wrong? Quartus v11.1 64-bit