Embedded constraints

Hello. Using altera_attribute I am trying to place constraints in Verilog source. The exact line is: (* altera_attribute = "-name SDC_STATEMENT \"create_clock -name clk143 -period 7.0 \"" *) ...