Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Efficiency improvements after switching to 17.1 from 17.0

Just as an FYI: I noticed significant resource savings on the same code when switching to version 17,1 of the tool from version 17.0. I'm not sure if this is common for new releases of this tool but...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

--- Quote Start ---

Check the project folder that the OpenCL compiler creates and see if you have a "top.done" file in it or a "flat.done" file. There was another thread in the forum before that seemed to suggest that people are being defaulted to the flat flow in v17.0. If you compile with the flat flow, reconfiguration can only be done using JTAG.

--- Quote End ---

Hi

There is a "top.done", but no "flat.done".

Would you know how to avoid this? Deleting it doesn't help.

Thanks.