edge detection in verilog,. help

Are you trying to detect a 0->1 or 1->0 transition of a signal?

As long as you know how to construct a circuit, it can be coded in Verilog.

always @(posedge clk)

signal_reg <= mysignal;

assign rise_edge = ~signal_reg & mysignal;