Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorEdge detection asynchronous signal fails
Hello, I am working on a fairly simple VHDL design where I am trying to detect the rising_edge of an input. Whenever a rising_edge is detected I want to multiply another input by 2 and output ...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- I don't know whether it is the code or the post place & netlist. I am running a Gate Level Simulation. I am using Quartus II. Thanks for your tip with the time delays! --- Quote End --- Qate level simulation is the quartus compiled code you are simulating. You are not simulating your RTL directly.
