Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Dual-Port Ram Implementation Questons

Hello everybody! I need to use a Ram block in my project, and I have been experimenting with the Mega-Wizard to implement a Dual-Port Ram block, using M4K On-Chip Memory Blocks. I have rea...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Yes that is done in the schematic (assuming you're using the Quartus schematic entry tool.

You cannot connect the links directly, you have to use named nets. I think there is a "group" block so you can regroup busses.

All of this is MUCH easier in VHDL or verilog. Its a bit tedious in schematic.