Dual Port RAM acces in VHDL

Hi, i read a lot of similar threads on this topic here but i could not find a solution to my (maybe suuper simple;) ) questions. I also would like to know if this approach is a good way to im...