Dual Clock FIFO Implementation VHDL

Hi, I'm pretty newto VHDL and I'm trying to implement a Dual Clock Synchronous FIFO but I'm getting loads of error mainly things like: Error (10822): HDL error at FIFO.vhd(57): couldn't imp...