Altera_Forum
Honored Contributor
11 years agoDoes Quartus support using a VHDL configuration as a top-level entity?
The question title says it all. I thought it would be pretty straightforward to do so, since Quartus already handles most of the configuration capabilities of VHDL, and this should be possible as specified in the language standard.
Anyway, here is some source code that demonstrates the issue. The problem is that the code compiles ok if I specify logic_function as the top-level entity, but it gives the following error if I specify logic_function_cfg as the top-level entity: Error (12007): Top-level design entity "logic_function_cfg" is undefined----------------------------------------
entity nand_gate is
port (
a, b: in bit;
y: out bit
);
end;
architecture dataflow of nand_gate is
begin
y <= a nand b;
end;
----------------------------------------
entity xor_gate is
port (
a, b: in bit;
y: out bit
);
end;
architecture dataflow of xor_gate is
begin
y <= a xor b;
end;
----------------------------------------
entity logic_function is
port (
a, b: in bit;
y: out bit
);
end;
architecture dataflow of logic_function is
component gate_component is
port (
a, b: in bit;
y: out bit
);
end component;
begin
gate_instance: component gate_component
port map (a => a, b => b, y => y);
end;
----------------------------------------
configuration logic_function_cfg of logic_function is
for dataflow
for gate_instance: gate_component
use entity work.nand_gate;
end for;
end for;
end;
----------------------------------------